View IDT230507_4134966.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY CLOCK BUFFER
FEATURES:
* * * * * * * * * * * *
IDT2305
Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs Zero Input-Output Delay Output Skew < 250ps Low jitter <200 ps cycle-to-cycle IDT2305-1 for Standard Drive IDT2305-1H for High Drive No external RC network required Operates at 3.3V VDD Power down mode Available in SOIC package
DESCRIPTION:
The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT2305 is an 8-pin version of the IDT2309. IDT2305 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates, up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2305 enters power down. In this mode, the device will draw less than 25A, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power. The IDT2305 is characterized for both Industrial and Commercial operation.
FUNCTIONAL BLOCK DIAGRAM
8 CLKOUT
PLL REF 1 Control Logic
3
CLK1
2
CLK2
5
CLK3
7 CLK4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c 2007 Integrated Device Technology, Inc.
DECEMBER 2007
DSC 5174/8
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VDD Rating Supply Voltage Range Input Voltage Range (REF) Input Voltage Range (except REF) IIK (VI < 0) IO (VO = 0 to VDD) VDD or GND TA = 55C (in still air) TSTG
(3)
Max. -0.5 to +4.6 -0.5 to +5.5 -0.5 to VDD+0.5 -50 50 100 0.7 -65 to +150 0 to +70 -40 to +85
Unit V V V mA mA mA W C C C
REF CLK2 CLK1 GND
1 2 3 4
8 7 6 5
CLKOUT CLK4 VDD CLK3
VI (2) VI
Input Clamp Current Continuous Output Current Continuous Current Maximum Power Dissipation Storage Temperature Range Commercial Temperature Range Industrial Temperature Range
SOIC TOP VIEW
Operating Temperature Operating Temperature
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils.
APPLICATIONS:
* * * * * SDRAM Telecom Datacom PC Motherboards/Workstations Critical Path Delay Designs
PIN DESCRIPTION
Pin Name REF
(1)
Pin Number 1 2 3 4 5 6 7
Type IN Out Out Ground Out PWR Out Out Output clock Output clock Ground Output clock 3.3V Supply Output clock
Functional Description Input reference clock, 5 Volt tolerant input
CLK2(2) CLK1 GND CLK3 VDD CLK4
(2) (2) (2) (2)
CLKOUT
8
Output clock, internal feedback on this pin
NOTES: 1. Weak pull down. 2. Weak pull down on all outputs.
2
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
OPERATING CONDITIONS - COMMERCIAL
Symbol VDD TA CL CIN Supply Voltage Operating Temperature (Ambient Temperature) Load Capacitance < 100MHz Load Capacitance 100MHz - 133MHz Input Capacitance Parameter Min. 3 0 -- -- -- Max. 3.6 70 30 10 7 pF Unit V
C
pF
DC ELECTRICAL CHARACTERISTICS - COMMERCIAL
Symbol VIL VIH IIL IIH VOL VOH IDD_PD IDD Parameter Input LOW Voltage Level Input HIGH Voltage Level Input LOW Current Input HIGH Current Output LOW Voltage Output HIGH Voltage Power Down Current Supply Current VIN = 0V VIN = VDD Standard Drive High Drive Standard Drive High Drive REF = 0MHz Unloaded Outputs at 66.66MHz IOL = 8mA IOL = 12mA (-1H) IOH = -8mA IOH = -12mA (-1H) -- -- 12 32 A mA 2.4 -- V Conditions Min. -- 2 -- -- -- Max. 0.8 -- 50 100 0.4 Unit V V A A V
SWITCHING CHARACTERISTICS (2305-1) - COMMERCIAL
Symbol t1 Parameter Output Frequency Duty Cycle = t2 / t1 t3 t4 t5 t6 t7 tJ tLOCK Rise Time Fall Time Output to Output Skew Delay, REF Rising Edge to CLKOUT Rising Edge Device-to-Device Skew Cycle-to-Cycle Jitter, pk - pk PLL Lock Time 10pF Load 30pF Load Measured at 1.4V, FOUT = 66.66MHz Measured between 0.8V and 2V Measured between 0.8V and 2V All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on the CLKOUT pins of devices Measured at 66.66MHz, loaded outputs Conditions
(1,2)
Min. 10 10 40 -- -- -- -- -- -- --
Typ. -- -- 50 -- -- -- 0 0 -- --
Max. 133 100 60 2.5 2.5 250 350 700 200 1
Unit MHz % ns ns ps ps ps ps ms
Stable power supply, valid clock presented on REF pin
NOTES: 1. REF Input has a threshold voltage of VDD/2. 2. All parameters specified with loaded outputs.
3
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2305-1H) - COMMERCIAL
Symbol t1 Parameter Output Frequency Duty Cycle = t2 / t1 Duty Cycle = t2 / t1 t3 t4 t5 t6 t7 t8 tJ tLOCK Rise Time Fall Time Output to Output Skew Delay, REF Rising Edge to CLKOUT Rising Edge Device-to-Device Skew Output Slew Rate Cycle-to-Cycle Jitter, pk - pk PLL Lock Time 10pF Load 30pF Load Measured at 1.4V, FOUT = 66.66MHz Measured at 1.4V, FOUT <50MHz Measured between 0.8V and 2V Measured between 0.8V and 2V All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on the CLKOUT pins of devices Measured between 0.8V and 2V using Test Circuit #2 Measured at 66.66MHz, loaded outputs Stable power supply, valid clock presented on REF pin Conditions
Min. 10 10 40 45 -- -- -- -- -- 1 -- --
Typ. -- -- 50 50 -- -- -- 0 0 -- -- --
Max. 133 100 60 55 1.5 1.5 250 350 700 -- 200 1
Unit MHz % % ns ns ps ps ps V/ns ps ms
NOTES: 1. REF Input has a threshold voltage of VDD/2. 2. All parameters specified with loaded outputs.
OPERATING CONDITIONS - INDUSTRIAL
Symbol VDD TA CL CIN Supply Voltage Operating Temperature (Ambient Temperature) Load Capacitance < 100MHz Load Capacitance 100MHz - 133MHz Input Capacitance Parameter Min. 3 -40 -- -- -- Max. 3.6 +85 30 10 7 pF Unit V
C
pF
DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL
Symbol VIL VIH IIL IIH VOL VOH IDD_PD IDD Parameter Input LOW Voltage Level Input HIGH Voltage Level Input LOW Current Input HIGH Current Output LOW Voltage Output HIGH Voltage Power Down Current Supply Current VIN = 0V VIN = VDD Standard Drive High Drive Standard Drive High Drive REF = 0MHz Unloaded Outputs at 66.66MHz IOL = 8mA IOL = 12mA (-1H) IOH = -8mA IOH = -12mA (-1H) -- -- 25 35 A mA 2.4 -- V Conditions Min. -- 2 -- -- -- Max. 0.8 -- 50 100 0.4 Unit V V A A V
4
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2305-1) - INDUSTRIAL
Symbol t1 Parameter Output Frequency Duty Cycle = t2 / t1 t3 t4 t5 t6 t7 tJ tLOCK Rise Time Fall Time Output to Output Skew Delay, REF Rising Edge to CLKOUT Rising Edge Device-to-Device Skew Cycle-to-Cycle Jitter, pk - pk PLL Lock Time 10pF Load 30pF Load Measured at 1.4V, FOUT = 66.66MHz Measured between 0.8V and 2V Measured between 0.8V and 2V All outputs equally loaded Measured at VDD/2 Conditions
Min. 10 10 40 -- -- -- -- -- -- --
Typ. -- -- 50 -- -- -- 0 0 -- --
Max. 133 100 60 2.5 2.5 250 350 700 200 1
Unit MHz % ns ns ps ps ps ps ms
Measured at VDD/2 on the CLKOUT pins of devices Measured at 66.66MHz, loaded outputs Stable power supply, valid clock presented on REF pin
NOTES: 1. REF Input has a threshold voltage of VDD/2. 2. All parameters specified with loaded outputs.
SWITCHING CHARACTERISTICS (2305-1H) - INDUSTRIAL
Symbol t1 Parameter Output Frequency Duty Cycle = t2 / t1 Duty Cycle = t2 / t1 t3 t4 t5 t6 t7 t8 tJ tLOCK Rise Time Fall Time Output to Output Skew Delay, REF Rising Edge to CLKOUT Rising Edge Device-to-Device Skew Output Slew Rate Cycle-to-Cycle Jitter, pk - pk PLL Lock Time 10pF Load 30pF Load Measured at 1.4V, FOUT = 66.66MHz Measured at 1.4V, FOUT <50MHz Measured between 0.8V and 2V Measured between 0.8V and 2V All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on the CLKOUT pins of devices Conditions
(1,2)
Min. 10 10 40 45 -- -- -- -- -- 1 -- --
Typ. -- -- 50 50 -- -- -- 0 0 -- -- --
Max. 133 100 60 55 1.5 1.5 250 350 700 -- 200 1
Unit MHz % % ns ns ps ps ps V/ns ps ms
Measured between 0.8V and 2V using Test Circuit #2 Measured at 66.66MHz, loaded outputs Stable power supply, valid clock presented on REF pin
NOTES: 1. REF Input has a threshold voltage of VDD/2. 2. All parameters specified with loaded outputs.
5
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
ZERO DELAY AND SKEW CONTROL
All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay. The Output Load Difference diagram illustrates the PLL's relative loading with respect to the other outputs that can adjust the Input-Output (I/O) Delay. For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. If I/O Delay adjustments are needed, use the Output Load Difference diagram to calculate loading differences between the CLKOUT pin and other outputs. For zero output-to-output skew, all outputs must be loaded equally.
REF TO CLKA/CLKB RELAY vs. OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS
1500
1000
REF to CLKA/CLKB Delay (ps)
500
0 -30 -500 -25 -20 -15 -10 -5 0 5 10 15 20 25 30
-1000
-1500
OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS (pF)
6
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING WAVEFORMS
t1 t2 1.4V 1.4V 1.4V
1.4V Output 1.4V t5
Output
Duty Cycle Timing
Output to Output Skew
Output
0.8V t3
2V
2V
0.8V t4
3.3V 0V
REF
VDD/2
Output t6
VDD/2
All Outputs Rise/Fall Time
Input to Output Propagation Delay
CLKOUT Device 1 CLK O U T Device 2
VDD/2
t7
VDD/2
Device to Device Skew
TEST CIRCUITS
VDD 0.1F OUTPUTS
CLKOUT 0.1F C LO A D
VDD OUTPUTS
1K
C LKOUT 10pF
1K VDD 0.1F
VDD 0.1F GND GND
GND
GND
Test Circuit 1 (all Parameters Except t8) 7
Test Circuit 2 (t8, Output Slew Rate On -1H Devices)
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
TYPICAL DUTY CYCLE(1) AND IDD TRENDS(2) FOR IDT2305-1
Duty Cycle vs VDD (for 30pf loads over frequency - 3.3V, 25C) 60 58 56
Duty Cycle (% ) Duty Cycle (% )
Du ty Cycle vs VDD (for 10pF load s over frequency - 3.3V, 25C) 60 58 56 54 52 50 48 46 44 42 40
33M Hz 66M Hz 100M Hz 133M Hz
54 52 50 48 46 44 42 40 3 3.1 3.2 3.3 3.4 3.5 3.6
33M H z 66M H z 100M Hz
3
3.1
3.2
3.3
3.4
3.5
3.6
VDD (V)
Duty Cycle vs Frequency (for 30pf loads over temperature - 3.3V) 60 58 56
Duty Cycle (% )
VDD (V)
Du ty C ycle vs Fre qu ency (for 10pF loads over tem perature - 3.3V) 60 58 56
Duty Cycle (% )
54 52 50 48 46 44 42 40 20 40 60 80 100 120 140
-40C 0C 25C 70C 85C
54 52 50 48 46 44 42 40 20 40 60 80 100 120 140
-40C 0C 25C 70C 85C
Frequency (MHz)
IDD vs Number of Loaded Outputs (for 30pf loads over frequency - 3.3V, 25C) 140 120 100 80 60 140 120 100 80 60
Frequency (M Hz)
IDD vs Num ber of Loade d O utputs (for 10pF loads over frequency - 3.3V, 25C)
IDD (m A)
33M H z 66M H z 100M Hz
IDD (mA)
33M H z 66M Hz 100M Hz
40 20 0 0 2 4 6 8
40 20 0 0 2 4 6 8
Number of Loaded Outputs
Number of Loaded O utputs
NOTES: 1. Duty Cycle is taken from typical chip measured at 1.4V. 2. IDD data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))
8
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
TYPICAL DUTY CYCLE(1) AND IDD TRENDS(2) FOR IDT2305-1H
Duty Cycle vs VDD (for 30pf loads over frequency - 3.3V, 25C) 60 58 56
Duty Cycle (% ) Duty Cycle (% )
Duty C ycle vs V DD (for 10pF loads over freque ncy - 3.3V, 25C) 60 58 56 54 52
33M H z
54 52 50 48 46 44 42 40 3 3.1 3.2 3.3 3.4 3.5 3.6
33M Hz 66M H z 100M Hz
50 48 46 44 42 40 3 3.1 3.2 3.3 3.4 3.5 3.6
66M H z 100M H z 133M H z
VDD (V)
Duty Cycle vs Frequency (for 30pf loads over temperature - 3.3V) 60 58 56
Duty Cycle (% )
VDD (V)
Duty C ycle vs Fre quency (for 10pF loads ove r tem perature - 3.3V) 60 58 56
Duty Cycle (% )
54 52 50 48 46 44 42 40 20 40 60 80 100 120 140
-40C 0C 25C 70C 85C
54 52
-40C
50 48 46 44 42 40 20 40 60 80 100 120 140
0C 25C 70C 85C
Frequency (MHz)
IDD vs Number of Loaded Outputs (for 30pf loads over frequency - 3.3V, 25C) 160 140 120 100 80 60 160 140 120 100 80 60
Frequency (M Hz)
IDD vs Nu m ber of Loaded O utp uts (for 10pF load s over frequency - 3.3V, 25C)
IDD (m A)
IDD (m A)
33M Hz 66M H z 100M Hz
33M H z 66M H z 100M H z
40 20 0 0 2 4 6 8
40 20 0 0 2 4 6 8
Num ber of Loaded Outputs Num ber of Loaded Outputs NOTES: 1. Duty Cycle is taken from typical chip measured at 1.4V. 2. IDD data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))
9
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PACKAGE OUTLINE AND PACKAGE DIMENSIONS - SOIC
N C
L
E INDEX AREA
H
1
2
h x 45 D
A
A1 SEATING PLANE
e
B
.10 (.004)
150 mil (Narrow Body) SOIC In Inches (1) In Millimeters COMMON DIMENSIONS COMMON DIMENSIONS MIN A A1 B C D E e H h L N 1.35 0.10 0.33 0.19 MAX 1.75 0.25 0.51 0.25 MIN .0532 .0040 .0130 .0075 MAX .0688 .0098 .0200 .0098
VARIATIONS N MIN 8 14 16 4.80 8.55 9.80 D (mm) MAX 5.00 8.75 10.00 MIN .1890 .3367 .3859 D (inch) (1) MAX .1968 .3444 .3937
SYMBOL
NOTE: 1. For reference only. Controlling dimensions are in mm.
SEE VARIATIONS 3.80 4.00
SEE VARIATIONS .1497 .1574
1.27 BASIC 5.80 0.25 0.40 6.20 0.50 1.27
0.050 BASIC .2284 .010 .016 .2440 .020 .050
SEE VARIATIONS 0 8
SEE VARIATIONS 0 8
NOTE: 1. For reference only. Controlling dimensions are in mm.
10
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
ORDERING INFORMATION
IDT XXXXX Device Type XX Package X Process Blank I DC DCG 2305-1 2305-1H Commercial (0oC to +70oC) Industrial (-40oC to +85oC) Small Outline SOIC - Green Zero Delay Clock Buffer High Drive Output
Ordering Code IDT2305-1DC IDT2305-1DCG IDT2305-1DCI IDT2305-1DCGI IDT2305-1HDC IDT2305-1HDCI 8-Pin SOIC 8-Pin SOIC 8-Pin SOIC 8-Pin SOIC 8-Pin SOIC 8-Pin SOIC
Package Type Commercial Commercial Industrial Industrial Commercial Industrial
Operating Range
CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138
for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 11
for Tech Support: clockhelp@idt.com

▲Up To Search▲

Price & Availability of IDT230507

	To Download IDT230507 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .